### (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

# (19) World Intellectual Property Organization International Bureau





(43) International Publication Date 21 October 2004 (21.10.2004)

**PCT** 

## (10) International Publication Number WO 2004/090946 A1

(51) International Patent Classification7:

\_\_\_

A 4 WING V N 1 OF PMG

(21) International Application Number:

PCT/KR2004/000607

- (22) International Filing Date: 19 March 2004 (19.03.2004)
- (25) Filing Language:

**English** 

H01L 21/00

(26) Publication Language:

English

(30) Priority Data: 10-2003-0022723


10 April 2003 (10.04.2003) KR

- (71) Applicant (for all designated States except US): MEN-ICS CO., LTD. [KR/KR]; 621-24, Noha-ri, Paltan-myeon, Hwasung-city, Kyunggi-do 445-913 (KR).
- (71) Applicant and
- (72) Inventor: YOON, Soo-Sang [KR/KR]; 301, Hyundai-villa, 779-9, Suksu-dong, Manan-gu, Anyang-city, Kyunggi-do 430-040 (KR).

- (74) Agents: YANG, Kwang-Nam et al.; 9F, BYC Bldg., 648-1, Yeoksam-dong, Gangnam-gu, Seoul 135-080 (KR).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK,

[Continued on next page]

(54) Title: WAFER HAVING ALTERNATING DESIGN STRUCTURE AND METHOD FOR MANUFACTURING SEMICON-DUCTOR PACKAGE USING THE SAME



mpletion of semiconductor package

(57) Abstract: The present invention relates to a wafer having an alternating design structure and a method for manufacturing a semiconductor package using the wafer. The present invention is conceived to solve all the aforementioned problems associated with the related art wafer having the lattice design arrangement and method for manufacturing a semiconductor package using the wafer. According to the present invention, the number of dies per wafer can be maximized (6 to 8 % of dies per wafer can be further produced) as compared to the conventional lattice design arrangement to allow the manufacturing costs of dies to be lowered by designing the wafer to have an alternating arrangement design structure. Further, the time taken to inspect dies can be remarkably reduced through the improvement in efficiency of a die tester by allowing the die to be inspected using a carrier when manufacturing the semiconductor package. In addition, the manufacturing process can be simplified by omitting an inking process for indexing reject dies, which has been essentially performed in the related art semiconductor package manufacturing process. Furthermore, the productivity improvement and in-line automation can be achieved by mounting a carrier with dies for the handling of the dies by the carrier, thereby contributing to reduction in price of the semiconductor manufacturing equipment.

### WO 2004/090946 A1



TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

#### Published:

with international search report